Design and Implementation of the FPGA-Based Wireless Network Card  by Sun, Weizhen et al.
Procedia Engineering 15 (2011) 2234 – 2238
1877-7058 © 2011 Published by Elsevier Ltd.
doi:10.1016/j.proeng.2011.08.418
Available online at www.sciencedirect.com
Available online at www.sciencedirect.com
Procedia
Engineering
   Procedia Engineering  00 (2011) 000–000
www.elsevier.com/locate/procedia
Advanced in Control Engineering and Information Science 
Design and Implementation of the FPGA-Based 
Wireless Network Card 
Weizhen Suna, Qiong Wua, Yong Xiangb,a*
aCollege of Information Engineering, Capital Normal University, Beijing, China 100048 
bDept. of Computer Science and Technology, Tsinghua University, Beijing, China 100084 
Abstract 
This thesis presents the design and implementation of a wireless network card , it is based on FPGA platform. Our 
design achieved the efficient control algorithm of MAC layer, transplanted a compact embedded Linux operating 
system into its SOPC, design the driver of SPI interface for supporting multiple RF module expansion. 
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1. Main text
802.11 wireless networking standard had to work in two modes: � in the presence of a base station, all
communication was to go through the base station, called an access point (AP) in 802.11 terminology; � 
in the absence of a base station, the computers would just send to one another directly. The latter mode is 
now sometimes called ad hoc networking [1]. Ad hoc network is a non-center, self-organizing, multi-hop 
wireless networks, it is not based on any existing equipment, but rather set up a temporary network 
anytime, anywhere. As the developing of wireless communication technology and the improvement of 
mobile terminal performance, especially, the people's growing demand for personal communications, the 
scope of application of the mobile Ad hoc networks has been gradually expanding. To ensure the safety of 
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vehicle operation, efficiency, the applications of vehicle ad hoc networks (VANET) as mobile ad hoc 
networks (MANET) in the road transport system have become a research hotspot in recent years [2]. As 
mobile and wireless which two special properties, in the design of VANET, the flexible vehicle 
communication module, which has good performance, is a necessary condition. We designed a wireless 
card based on FPGA platform, achieved the efficient control algorithm of MAC layer, transplanted a 
compact embedded Linux operating system into its SOPC, designed the driver of SPI interface for 
supporting multiple RF module expansion . 
FPGA (Field Programmable Gate Array) is an integrated circuit designed to be configured by the 
customer or designer after manufacturing — hence "field-programmable" [3]. Its application is very 
flexible, one piece of FPGA under different programming data can have different circuits functions. At 
the same time it is easy to implement the expansion of hardware .In our platform, in addition to the main 
module of hardware controlling, there are many peripheral components. If changing the RF module, we 
just need to change the hardware control logic of the main module of hardware controlling, and the 
remaining modules need to do no change. This greatly improves the reusability of code. Thus FPGA is the 
best choice for the embedded development. 
SOPC (System on a Programmable Chip), make the whole system into one piece of silicon with 
programmable logic technology, called SOPC. SOPC is a special embedded system: First, it is a system 
on chip (SOC), that is, with a single chip to complete the system's main logic function; second, it is a 
programmable system with a flexible design approach, scalable, extensible, scalable, and with the 
programmable function for hardware and software in the system [4]. This is the most important 
characteristics and advantages of SOPC to compare to the previous embedded systems. In addition, we 
selected NIOS II, the most universal embedded processor. It has a very strong compatibility and 
adaptability to make sure the universal performance of SOPC. 
uCLinux - Linux in the field of micro-control system, derived from the Linux2.0/2.4 kernel, follow 
most features of the mainstream Linux. It is designed for non-MMU processors, and did a lot of small 
work for the embedded system, retained all the features of the operating system. It provided a guarantee 
for hardware platform to run various programs [5], so we choose it as the embedded operating system. 
     Section 1 is the short introduction of wireless LAN, FPGA, SOPC, uClinux, and gives the main 
contents and arrangements of the thesis. Section 2 describes the architecture of platform, the schematic 
design of the hardware platform, and principle of work of the main part. Section 3 is the driver design, 
described the principles of Linux device driver, and the driver design of the SPI interface corresponding 
the wireless network card our designed. Section 4 is a summary of the thesis. 
2. Architecture 
2.1. Hardware Schematic 
As shown in Fig.1, first of all, constructed a SOPC, that contains the Nios II soft-core processor, and 
then connect to external FPGA through the SPI interface .In the FPGA, there are two cache to store data, 
FIFO_IN used to store the commands from the Nios and transmission data, FIFO_OUT used to store data 
received from the control module Wireless_Control, and through the SPI to interact with the RF module 
JF24C. 
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Fig. 1. Hardware Schematic  
2.2. SPI Interface 
SPI (Serial Peripheral Interface), the bus system is a synchronous serial peripheral interface, allowing 
the MCU with a variety of peripheral devices to communicate and exchange data in serial mode [6]. SPI 
bus is usually composed of four lines: SCK (serial clock signal, output from master), MOIS (master data 
output, slave data input), MISO (master data input, slave data output), SSN (slave select signal, output 
from master).In our design, SOPC used the SPI connection for controlling and data transmission to the 
periphery FPGA; And hardware control module Wireless_Control also used the SPI interface for 
controlling and data transmission to the RF module JF24C. Due to there was a mature SPI IP CORE from 
Altera, so we designed a SPI slave and a SPI master for using to connect SOPC and JF24C separately. 
2.3. The working principle of RF modules  
   
Fig. 2. Digital interface between the MCU and JF24C [7]  
In the radio frequency (RF) communication, one device sends vibration signals, one or more devices 
received. The vibration signal based on a constant, known as frequency. The sender uses a fixed 
frequency, the receiver can be transferred to the same frequency, for receiving the signal [8], then the 
communication constituted. On our experiments board, wireless module JF24C is used. It with SPI 
interface, supports two SPI standard format which CKPHA = 0 and CKPHA = 1. JF24C is only as a SPI 
Slave. Besides the SPI interface, there are two interrupt signals on JF24C. PKT_flag: send / receive 
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packets sign; FIFO_flag: FIFO empty / full flag. The connection between the module JF24C and the 
MCU is shown in Figure 2.  
The three modes of JF24C: Idle Mode: When MCU sets the pin RESET_n to '1 ', the JF24C module 
enters into idle mode, it is a conversion mode between the transceiver mode and sleep mode, and it can’t 
accept data; Sleep mode: In idle mode the MCU sets the pin SPI_SS set to '1', the JF24C module enters 
into sleep mode, the crystal oscillator stops working, current drops to 3.5uA, modules can be re-awakened 
by MCU; Transceiver mode: send and receive mode, including sending and receiving process. 
2.4. Hardware design 
In the hardware design, in addition to the SPI interface for communication between modules, the other 
very important part is the hardware control module (Wireless_Control), which is the core of the hardware 
control program. This module controls JF24C module to achieve initialization, sending data, receiving 
data and so on. At the beginning, it achieves automatically the initialization of the registers on the 
wireless module, and makes the wireless module into the state for waiting for work (IDLE). After 
completion of initialization, it reads data and instructions from FIFO_IN, and according to the commands, 
drives state machine to control SPI CORE to make the wireless module to sleep, wake up, receive or send 
data. And it also reads the data and JF24C register state of the RF module back from the SPI CORE, and 
writes the data back the CPU needs to FIFO_OUT.  
The JF24C module requires some time to wait between two times of visiting to the JF24C. If you do 
the next operation without enough time to wait, the module can’t work. The clock frequency of the 
module used is 50MHz, but the waiting time between many of JF24C operation is us level, even some is 
ms level. So we have also designed a 1MHz clock divider in the module. In addition to the state machine, 
another state machine has been designed for reading and writing the registers of the JF24C module. This 
state machine is started to read and write the registers of the JF24C module by maintaining some internal 
signal. 
2.5. Summary  
In the platform designing process, the work of the hardware we did is mainly the development of the 
controlling program of the wireless module, to achieve initialization, sending data and receiving data of 
the JF24C module. Our aim is to efficiently control the wireless module through the advantages of high 
speed in FPGA.  
3.  Driver development 
The Linux way of looking at devices distinguishes between three fundamental device types. Each 
module usually implements one of these types, and thus is classifiable as a char module, a block module, 
or a network module [10]. In this thesis, our device driver is designed for the char module. Interface of A 
char module supports the character-oriented I / O operations. It is not through the fast cache of system, so 
it is responsible for managing their own buffer structure.  
Linux network device driver architecture can be divided into four layers: network protocol interface 
layer, network device interface layer, the device driver function layer, network media layer. Transmission 
of data between the layers is carried out by sk_buff. It provides a buffer management method, is the key 
to efficient network structure of Linux system [9]. So our design maintained this important data structure 
to easily inherit the uClinux the IP protocol stack. 
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In the SPI drivers, when the data is transferred by SPI bus, the most important data structure is 
spi_transfer. It is used to describe the SPI transmission. Each time of data transmission, the data will be 
transmitted into multiple data segments, the data segment managed by the spi_transfer. And a full SPI 
transfer process may not contain only one spi_transfer, it may contain one or more spi_transfer, the 
spi_message grouped these spi_transfer together. Each time of the data transmission, the data to be 
transferred will be packaged into a structure spi_message for transmission down. 
4. Conclusions 
This thesis has introduced controlling circuit structure and operating principle of our wireless network 
card based on FPGA. The circuit interface is simple, easy to implement. And the development process of 
the SPI device driver under uClinux-based is described in detail. The SPI driver and some code are given. 
We believe that support for wide spectrum sensing/transmission abilities at the RF frontend, embedded 
and reconfigurable processing ability through flexible FPGA programming, prototyping support by using 
graphical tools, and scalability are critical considerations for device design. However, there is a visible 
need for platform to successfully and convincingly demonstrate new ideas in this nascent area of research.  
Acknowledgements 
This work is supported by National High Technology Development (863) Program of China under 
grant No.2008AA01Z220. 
References 
[1] Andrew S. Tanenbaum. Computer Networks [M]. 4th ed. 2004,21-22.  
[2]Zheng Xinwang, Yang Guangsong, Huang Lianfen, Ma Zhonghua. Connectivity Performance Simulation of VANET Routing 
Protocol [J] Journal of Chongqing Institute of Technology (Natura Science),2010,24(2):6-10. 
[3] Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit [Z].  
[4]http: //baike.baidu.com/view/525684.htm 
[5]Wu Chunhua. Study on Construction of Embedded Operating System Based on ARM and uClinux[D]. Zhe Jiang University, 
2004. 
[6]Yang Meigang, Li Xiaowen.SPI Interface and Its Application in Data Exchange[J]. Communications 
Technology.2007,40(11):385-387.  
[7] "JF24C Working Procedures Guide"[Z] . The production of Anyang City, New Century Limited. 
[8]Cisco Unified Wireless Network Basics Knowledge and Design Planning v1.0[Z].  
[9]Feng Guojin, Embedded Linux Driver Design From Novice to Professional [M]. Beijing: Tsinghua University Press, 2008: 
249-261. 
[10]Jonathan Corbet, Alessandro Rubini, and Greg Kroah-Hartman. Linux Device Drivers [M]. 3rd ed. 2005. 
 
